

### **EDGEWOOD**

CHEMICAL BIOLOGICAL CENTER

U.S. ARMY SOLDIER AND BIOLOGICAL CHEMICAL COMMAND

ECBC-TR-095

## FREQUENCY AGILE LASER (FAL) LIDAR TRIGGER AND SIGNAL SIMULATOR TEST SET

Raphael P. Moon

RESEARCH AND TECHNOLOGY DIRECTORATE

**July 2000** 

Approved for public release; distribution in unlimited.



Aberdeen Proving Ground, MD 21010-5424

#### Disclaimer

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorizing documents.

REPORT DOCUMENTA	rom Approved OMB No. 0704-0188				
searching existing data sources, gathe comments regarding this burden estim	ring and maintaining the data ne ate or any other aspect of this co irectorate for Information Operati	eded, and completing and ollection of information, incl ions and Reports, 1215 Jef	nse, including the time for reviewing instruction reviewing the collection of information. Send uding suggestions for reducing this burden, to fferson Davis Highway, Suite 1204, Arlington, 04-0188), Washington, DC 20503.		
1. AGENCY USE ONLY (Leave Blank)	2. REPORT DATE	3. REPORT TYPE AND			
	July 2000	Final; 99 Sep	,		
4. TITLE AND SUBTITLE Frequency Agile Laser (FAL Test Set	) LIDAR Trigger and Sig	gnal Simulator	5. FUNDING NUMBERS PR-20140/CB2		
6. AUTHOR(S) Moon, Raphael P.					
7. PERFORMING ORGANIZATION NAME DIR, ECBC, ATTN: AMSSE		010-5424	8. PERFORMING ORGANIZATION REPORT NUMBER ECBC-TR-095		
9. SPONSORING/MONITORING AGENC	CY NAME(S) AND ADDRESS(ES)		10. SPONSORING/MONITORING AGENCY REPORT NUMBER		
11. SUPPLEMENTARY NOTES					
12a. DISTRIBUTION/AVAILABILITY STATE Approved for public release;			12b. DISTRIBUTION CODE		
Frequency Agile CO <sub>2</sub> laser (FAL) is a laser-based standoff chemical sensor that was developed by Hughes Aircraft Company for ECBC. This document describes detailed design of the FAL LIDAR trigger and signal simulator test set. The test set provides burst trigger pulses, 12 laser trigger pulses, and 15 unique LIDAR return signals at 1 km. One return signal output provides peak signal amplitudes of 18 mV to 1.8 V, and the second provides output of 54 mV to 5.4 V. Purpose of this test set eliminates the need for operating the laser during hardware and software evaluation of data acquisition system.					
14. SUBJECT TERMS			TE NUMBER OF PAGES		
FAL LIDAR	LASER		15. NUMBER OF PAGES		
Frequency Agile Simulator			37		
			16. PRICE CODE		
	SECURITY CLASSIFICATION	19. SECURITY CLASSIFICAT	TION 20. LIMITATION OF ABSTRACT		
OF REPORT UNCLASSIFIED	OF THIS PAGE UNCLASSIFIED	OF ABSTRACT UNCLASSIFI	IED UL		

Blank

#### **PREFACE**

The work described in this report was authorized under Project No. 20140/CB2, Exploratory Development. The work was started in September 1999 and completed in April 2000.

The use of either trade or manufacturers' names in this report does not constitute an official endorsement of any commercial products. This report may not be cited for purposes of advertisement.

This report has been approved for public release. Registered users should request additional copies from the Defense Technical Information Center; unregistered users should direct such requests to the National Technical Information Service.

#### **Acknowledgments**

The author would like to thank Norman Green, Science and Technology Corporation, whose electronic design contributed significantly to this work.

Blank

#### **CONTENTS**

1.	BACKGROUND	1		
2.	TYPICAL FAL LIDAR SIGNAL CHARACTERISTICS			
3.	AR SIMULATOR TEST SET			
4.	DETAILED DESIGN			
5.	OUTPUT SIGNAL WAVEFORM			
6.	CONCLUSION	. 7		
	SELECTED REFERENCES	11		
	APPENDIXES			
	A - FIELD PROGRAMMABLE GATE ARRAY (FPGA) CIRCUIT DESIGN USING QUICKLOGIC ASIC (SMUL1 AND SMUL2)	13		
	B - HP BASIC PROGRAM "RESISTOR.VAL"	29		

#### **FIGURES**

1.	Frequency Agile Laser Timing Diagram	. 1
2.	Burst Mode Operation of Frequency Agile Laser	. 1
3.	LIDAR Simulator Test Set Timing Diagram	4
4.	FAL LIDAR Simulator Test Set	. 5
5.	AGC Test Set Schematic	. 6
6.	Simulated FAL Signal Return	. 8
7.	Pulse Shaping Circuit	9
	TABLE	
	AGC Test Set Resistor Values	. 3

### FREQUENCY AGILE LASER (FAL) LIDAR TRIGGER AND SIGNAL SIMULATOR TEST SET

#### BACKGROUND

The FAL sensor is a Light Detection and Ranging (LIDAR) transceiver. Such a transceiver uses a laser as a transmitter and an optical telescope/detector assembly for a receiver. The signal trigger sources originate on the lidar optical system and consist of the following:

- <u>Laser Trigger (LT)</u> It is synchronized with the laser high voltage discharge that generates an output laser pulse. The LT signal is used to electronically trigger the data acquisition system every time a laser pulse is fired. It typically precedes the laser output by 1-2 μs.
- <u>Burst Trigger (BT)</u> It is a marker pulse used to synchronize ordered patterns of laser wavelengths. This timing pulse is coincident with Laser Trigger (LT) for the first laser pulse in the wavelength pattern. The BT pulse is used to arm the data acquisition system.




Figure 1. Frequency agile laser timing diagram.

Operation of the FAL is performed by repeatedly transmitting a pre-programmed pattern of laser wavelengths in a pulse burst sequence as shown in Figure 2. The number of wavelengths in a pattern, N, can be variable up to 20, the total amount of available wavelengths for the FAL laser. The spacing between wavelengths,  $\tau_{\lambda}$ , is 5 ms for the FAL.. The burst spacing,  $\tau_{B}$ , is dependent upon the number of wavelengths in a pattern and the duty cycle of the laser. We will refer to the burst repetition frequency (BRF) as the rate at which a burst is repeated. The pulse repetition frequency (PRF) will refer to the wavelength spacing.




Figure 2. Burst mode operation of frequency agile laser.

Note that when the number of wavelengths in a burst is reduced to N=1, the FAL operates as a normal single-frequency laser, and BRF = PRF. This is a mode of operation that can be applied for target location, target tracking, and high PRF cloud mapping applications.

#### 2. TYPICAL FAL LIDAR SIGNAL CHARACTERISTICS

FAL lidar return signals vary in amplitude from noise level to a maximum of 5 volts. Noise is typically from 10 mV to 50 mV peak-to-peak. The signal digitizer has a 3 volt range and is usually set from -300 mV to + 2.7V. Laser transmitted signals are sent in bursts of 1 to 20 pulses, varying in wavelength from 9.2 to 10.7  $\mu$ m. PRF is 200 Hz. Burst rate is typically 1Hz. Laser return signals may vary in amplitude from pulse to pulse determined by target characteristics. Signal amplitudes greater than 3 volts will result in signal distortion due to waveform clipping. Small signals just above the noise level will be digitized with reduced accuracy due to digitizer resolution limitations.

Although manual signal amplifier gain adjustments may be employed, field experience has shown that signal amplitudes frequently vary more quickly than an operator can compensate, resulting in a high percentage of distorted data.

#### LIDAR SIMULATOR TEST SET

Figure 3 is a timing diagram showing waveforms generated by the lidar simulator test set. Those waveforms represent Burst Trigger and Laser Trigger pulses, as well as target return signals of the FAL. Target range, as illustrated in the timing diagram, is 1 km (6.67  $\mu$ s), however, a front panel switch allows range setting of either 1 or 5 km.

Figure 4 is a front panel view of the test set. There are two signal output BNC connectors. One output provides peak signal amplitudes of 18 mV to 1.8 V and the second output, 54 mV to 5.4 V. The Burst Trigger and Laser Trigger pulses are available at front panel BNC connectors. Sixteen test points provide oscilloscope-synchronizing pulses to allow oscilloscope observation of individual test and output signal waveforms.

#### 4. DETAILED DESIGN

Figure 5 is an electrical schematic diagram of the lidar simulator test set. Fifteen simulated lidar return signals are generated following the 15 laser trigger pulses. (Refer to figure 3.) These signals vary sequentially in amplitude from noise level to maximum signal level.

Circuit timing is controlled by two custom designed field programmable gate array (FPGA) circuits, SUMUL1 and SUMUL2 (See Appendix A). Timing is derived from a 10 MHz crystal controlled clock. SIMUL1 generates the 2 microsecond wide, 1 Hz Burst Trigger pulse, as well as an 800 nanosecond delayed 400 Hz signal required by SUMUL2. A five-bit presettable binary counter in SIMUL2 is clocked by the delayed 400 Hz signal. This counter is preset to 31 by the 1 Hz signal from SIMUL1. The least significant bit counter stage triggers a 2µs pulse generator at 100 Hz to produce 15 Laser Trigger pulses as the counter decrements to zero. Outputs from the four most significant stages control binary switch DG406. This switch sequentially connects voltage divider resistors to output D to produce gain control signals for the AD603 voltage controlled amplifier. An 18 millivolt simulated laser return signal is applied to pin 3 of the AD603.

Resistors at the DG406 switch adjust the AD603 control voltage to provide gain from 0 to 40 dB in 15 steps. These data are shown in table 1. Calculated resistor values are theoretical; actual circuit values are the nearest 1% resistor reduced by an assumed 100 ohm switch resistance in the DG406. Amplifier output voltage V varies from 18 mV to 1.8 volts in the

geometric series  $V = 0.018x1.3895^N$  for values of N from 0 to 14. Amplifier gain is calculated by the formula, dB gain = 40E+20 where E is the differential input voltage of the AD603 voltage controlled amplifier. Data for the table was calculated using HP Basic program "Resistor.Val". This program may be found in appendix B.

The maximum undistorted output voltage of the AD603 amplifier is approximately 2 volts. In order to provide a 5 volt test signal, an AD846 non-inverting amplifier stage with a volt gain of 3 follows the AD603. The output stage is modified by the addition of a BUF634 amplifier within the feedback loop of the AD846. The BUF634 has adequate drive capability for a 5 volt peak signal into a 50 ohm load. Because the BUF634 is within the feedback loop, its relatively high input offset voltage (±100 mV) is not seen at the output. An additional +5 volt power supply was added in series with the existing +5 volt supply to produce +10 volts for output stage power.

Table. AGC Test Set Resistor Values

					1% Resistor
AD603	Control	Linear	DB	DG 406	Values
Output Voltage	Voltage	Gain	Gain	Resistor	(Assuming 100
				Value	ohm switch resistance)
.018	0	1	0	1 Meg	1 Meg
.02501	.07143	1.39	2.857	70400	69800
.03475	.1429	1.931	5.714	34700	34800
.4829	.2143	2.683	8.572	22800	22600
.0671	.2857	3.728	11.43	16850	16500
.09323	.3571	5.18	14.29	13280	13000
.1295	.4286	7.197	17.14	10900	10700
.18	.5	10	20	9200	9090
.2501	.5714	13.9	22.86	7925	7870
.3475	.6429	19.31	25.71	6933	6810
.4829	.7143	26.83	28.57	6140	6040
.671	.7857	37.28	31.43	5491	5360
.9323	.8572	51.8	34.29	4950	4870
1.295	.9286	71.97	37.14	4492	4320
1.8	1	100	40	4100	4020

Two signal output terminals are provided. The High Output terminal produces signal amplitudes from 54 millivolts to 5.4 volts. Gain at the low output terminal is reduced by a factor of 3 by means of a 100 ohm resistor in series with the 50 ohm load. The Low Output terminal then produces peak signal amplitudes from 18 millivolts to 1.8 volts.




Figure 3. Lidar Simulator test set timing diagram




Figure 4. FAL Lidar Simulator test set




Figure 5. AGC test set schematic

#### OUTPUT SIGNAL WAVEFORM

The test set output signal waveform was synthesized to closely resemble a typical FAL signal. Figure 6 shows the waveform derived from a MICROSIM PSpice circuit analysis of the FAL test set circuit. An oscillograph of an actual FAL signal is included in in-set of figure 6 as a comparison to the synthesized waveform. Figure 7 is a schematic diagram of the circuit used in the PSpice analysis.

Refer to the schematic diagram of figure 7 for the following discussion. The 74ACT74 flip-flop is connected as a delay line monostable multivibrator. A 5 volt 100 ns pulse is generated at the Q output.

The 200 pF capacitor is charged to 5 volts through the 1N914 diode. When the pulse terminates, the 200 pF capacitor discharges though the 3.16K resistor into the voltage divider formed by the 2.00K and the 1.00K resistors. The peak input voltage is reduced to 18 millivolts by the 10 ohm resistor at the AD603 input. The 100 ohm resistor, R34, represents the 100 ohm input impedance of the AD603 amplifier.

#### 6. CONCLUSION

The FAL Lidar simulator test set provides Burst Trigger, 15 Laser Trigger pulses and 15 unique LIDAR return signals at 1 km. This eliminates the need for operating the laser during hardware and software evaluation of the data acquisition system.




Figure 6. Simulated FAL signal return




Figure 7. Pulse shaping circuit


Blank

#### SELECTED REFERENCES

- 1. WILDCAT Data Acquisition System, F.M. D'Amico, 15 December 1998.
- 2. STC Technical Report 3241, Norman Green, February 2000.

Blank

FIELD PROGRAMMABLE GATE ARRAY (FPGA) CIRCUIT DESIGN USING QUICKLOGIC ASIC (SMUL1 AND SMUL2)



```
//-----
1
     // File name : C:\pasic\design\moonwork\lidartest\COUNT5M.v
// Title : count5m.v
// Library : WORK
5
     11
     // Purpose
     11
     // Created On : 3/29/00 11:06:45 AM
10
     //
     // Comments
     11
     // Assumptions : none
     // Limitations : none
15
     // Known Errors : none
     // Developers :
     // Revision History :
     // -----
     // Ver : | Author : | Mod. Date : | Changes Made:
20
     // v1.0 Raphael P. Moon : 3/29/00 : Automatically Generated
25
     /*Using 10 Mhz clock, divides down to 800Hz.*/
     module count5m(q,load, clk, clr, tc);
     output [13:0] q;
30
     output tc;
     input load, clk, clr;
     reg[13:0] q;
     reg tc;
     always@(posedge clr or posedge load or posedge clk)
35
            if(clr)
               q=14'b11000011010100;
            else
40
            begin
               if(load)
                   q=14'b11000011010100;
               else
                   q=q-1;
45
                      begin
                      if(q==14'b1)
                          tc=1'b1;
                          tc=1'b0;
50
                      end
            end
        end
     endmodule
55
```

15

```
1
     11
     // File name : C:\pasic\design\moonwork\lidartest\COUNT1M.v
    // Title : count1m.v
// Library : WORK
5
     // Revision History :
    // Ver : | Author : | Mod. Date : | Changes Made:
    // v1.0 | Raphael P. Moon : 3/29/00 : Automatically Generated
10
     // -----
     //Using 10 Mhz clock, divides down to 2Hz.
15
    module count1m(q,load, clk, clr, tc);
     output [22:0] q;
    output tc;
     input load, clk, clr;
20
    reg[22:0] q;
     reg tc;
    always@(posedge load or posedge clr or posedge clk)
25
        begin
            if(clr)
               q=23'b10011000100101101000000;
            else
            begin
30
               if(load)
                  q=23'b10011000100101101000000;
                  q=q-1;
               begin
                  if(q==23'b1)
35
                      tc=1'b1;
                  else
                      tc=1'b0;
               end
40
            end
        end
     endmodule
```

```
1
     11
     // File name : C:\pasic\design\moonwork\lidartest\DEL800N.v
     // -----
5
     // Revision History :
     // Ver : Author : | Mod. Date : | Changes Made:
     // v1.0 | Raphael P. Moon : 3/29/00 : Automatically Generated
10
     /*Using 10 Mhz clock, and 3 bit counter to make 800nsec delay.*/
15
     module del800n(q,load, clk, clr, tc);
     output [3:0] q;
     output tc;
     input load, clk, clr;
     reg[3:0] q;
20
     reg tc;
     always@(posedge clr or posedge load or posedge clk)
        begin
            if(clr)
25
               q=4'b1000;
            else
            begin
                if(load)
                   q=4'b1000;
30
                else
                   q=q-1;
                      begin
                       if(q==4'b1)
                          tc=1'b1;
35
                       else
                          tc=1'b0;
                      end
            end
        end
40
     endmodule
```


```
1
     11
      // File name : C:\pasic\design\moonwork\lidartest\PLS2U.v
     // -----
     // Revision History :
5
     // Ver : Author : Mod. Date : Changes Made: // v1.0 Raphael P. Moon : 3/29/00 : Automatically Generated
10
     /*Using 10 Mhz clock, and 5 bit counter to make 2usec pulse.*/
15
     module pls2u(q,load, clk, clr, tc);
     output [4:0] q;
     output tc;
     input load, clk, clr;
     reg[4:0] q;
20
     reg tc;
     always@(posedge clr or posedge load or posedge clk)
         begin
             if(clr)
25
                 q=5'b10100;
             else
             begin
                 if(load)
                     q=5'b10100;
                 else
30
                     q=q-1;
                         begin
                         if(q==5'b1)
                            tc=1'b1;
                         else
35
                             tc=1'b0;
                         end
             end
         end
40
     endmodule
```


```
1
     ++++++++++++++++++
     | Design Information |
     ++++++++++++++++++
     Design: simul1
SpDE Version: SpDE 7.11
5
     Report Generated: Tue Oct 19 12:03:47 1999
     CHIP Last Updated: Tue Oct 19 12:03:47 1999
     Part Type: p8x12b
                   2
     Speed Grade:
10
     Operating Range: Commercial
     Package Type:
                    44 Pin PLCC
     Design Check Sum: 72d7bc
15
     | Utilization Information |
     Utilized cells (no buffers):
                                  83 of 96 (86.5%)
    Utilized cells (buffered):
                                  84 of
                                           96 (87.5%)
                                            6 (0.0%)
20
     Input only cells:
                                   0 of
    Clock only cells:
                                   0 of
                                             2 (0.0%)
                                7 of 32 (21.9%)
1452 of 5824 (24.9%)
1292 of 102664 (1.3%)
    Bi directional cells:
    Routing resources:
    ViaLink resources:
25
    ++++++++++++++++
     | Timing Results |
     ++++++++++++++++
30
    Summary:
                     Frequency
                                   Setup Time
                                                       Clock to Out
    35
    clock
                     40 MHz / 24.7 ns 6.7 ns
                                                          15.3 ns
    Tools run on design simul1 |
40
    partdef 4.0 design 3.0
    design
                3.0
    logic optimizer 7.11 Mode=Quality Goal=Spe
placer 7.11 Seed=42 Mode=Quality
                        Mode=Quality Goal=Speed Level=2 IgnorePack=FALSE Utilizatio
45
                 7.11 Seed=42
    router
    delay modeler 7.11
                        Mode=Commercial Corner=Nominal SpeedGrade=2 LowPower=FALSE
    back annotation 7.11
    verifier 7.11
                        Strip=TRUE
    sequencer
                 7.11
50
    ++++++++++++
     | Pin Table |
    ++++++++++++
55
    Pin # Pad Name
                                Net Name
                                                          PinType
                                                                  Fixed
    1 GND
                                                                    Y
        2 I 9
                                tc_400hz
                                                          OUTPUT
                                                                    Y
        3 NU (GND)
60
        4 NU (GND)
        5 NU (GND)
        6 NU (GND)
       7 NU (GND)
       8 NU (GND)
65
       9 NU (GND)
       10 NU (Connect to Vcc or Gnd)
       11 NU (Connect to Vcc or Gnd)
       12 VCC
                                                                    Y
                                    19
```

```
13 NU (Connect to Vcc or Gnd)
         14 NU (Connect to Vcc or Gnd)
70
        15 NU (GND)
       . 16 NU (GND)
         17 NU (GND)
         18 NU (GND)
75
        19 NU (GND)
        20 NU (GND)
        21 NU (GND)
        22 NU (GND)
                                                                                 Υ
        23 GND
                                                                                 Y
                                                                      INPUT
                                        clock
80
        24 I_3
        25 NU (GND)
        26 NU (GND)
        27 NU (GND)
        28 NU (GND)
85
        29 NU (GND)
        30 NU (GND)
        31 NU (GND)
        32 NU (Connect to Vcc or Gnd)
        33 NU (Connect to Vcc or Gnd)
                                                                                 Y
90
        34 VCC
        35 NU (Connect to Vcc or Gnd)
        36 NU (Connect to Vcc or Gnd)
                                                                     OUTPUT
                                                                                 Y
                                        pls2u_1hz
        37 I_26
        38 NU (GND)
95
        39 NU (GND)
                                                                     OUTPUT
                                                                                 Y
                                        del_400hz
        40 I_18
                                                                                 Y
                                                                     OUTPUT
                                        tc_1hz
        41 I_14
        42 NU (GND)
                                                                     OUTPUT
                                                                                 Ν
        43 tc_p
                                        tc
                                                                      INPUT
                                                                                 Y
                                        clear
100
        44 I_4
     +++++++++++++++++
      | Fixed Flip Flops |
     ++++++++++++++++
105
     None
     110
      Nets Removed by Technology Mapper
     Net N_24
     Net N_26
     Net I_6.tc_4
115
     Net I_8.tc_4
     Net I_15.tc_4
     Net I_22.un5_i[4]
     Net I_8.un5_i[12]
     Net I_8.un5_i[11]
120
     Net I_8.un5_i[13]
     Net I_8.un5_i[8]
     Net I_8.un5_i[7]
     Net I_8.un5_i[5]
    Net I_8.un5_i[2]
125
     Net I_6.un5_i[22]
     Net I_6.un5_i[20]
     Net I_6.un5_i[19]
     Net I_6.un5_i[17]
     Net N_1
130
     Net N_2
     Net N_3
     Net N_5
135
```

++++++++

The end of report file ++++++++






```
1
     11
     // File name : C:\pasic\design\moonwork\lidartest\COUNT5.v
     // -----
5
     // Revision History :
                          : | Mod. Date : |
        Ver : Author
         v1.0 Raphael P. Moon : 3/29/00 :
     //
10
     /*Using 400hz clock, and 5 bit counter to make 200hz pulses
     and 16 inputs trig. to the decoder.*/
     module count5(q,load, clk, clr, tc);
15
     output [4:0] q;
     output tc;
     input load, clk, clr;
     reg[4:0] q;
     reg tc;
20
     always@(posedge clr or posedge load or posedge clk)
            if(clr)
               q=5'b11111;
25
            else
               begin
                   if(load)
                       q=5'b11111;
                   else
30
                       q=q-1;
                          begin
                              if(q==5'b1)
                                 tc=1'b1;
35
                                 tc=1'b0;
                          end
                end
        end
     endmodule
40
```

```
1
     11
     // File name : C:\pasic\design\moonwork\lidartest\DEL6U.v
     // -----
     // Revision History :
5
          Ver : | Author : | Mod. Date : | v1.0 | Raphael P. Moon : | 3/29/00 : |
     11
     11
10
     /*Using 10 Mhz clock, and 7 bit counter to make 6.7usec pulse.*/
     module del6u(q,load, clk, clr, tc);
     output [6:0] q;
15
     output tc;
     input load, clk, clr;
     reg[6:0] q;
     reg tc;
20
     always@(posedge clr or posedge load or posedge clk)
         begin
             if(clr)
                 q=7'b1000011;
25
             else
                 begin
                     if(load)
                         q=7'b1000011;
                     else
30
                         q=q-1;
                            begin
                                if(q==7'b1)
                                    tc=1'b1;
                                else
                                    tc=1'b0;
35
                             end
                 end
         end
     endmodule
40
```

```
1
     // Revision History :
5
     // Ver : Author : Mod. Date : Changes Made:
     // v1.0 | Raphael P. Moon : 3/29/00 : Automatically Generated
10
     /*Using 10 Mhz clock, and 9 bit counter to make33.33usec pulse.*/
15
     module del33u(q,load, clk, clr, tc);
     output [8:0] q;
     output tc;
     input load, clk, clr;
     reg[8:0] q;
20
     reg tc;
     always@(posedge clr or posedge load or posedge clk)
        begin
            if(clr)
25
               q=9'b101001101;
            else
               begin
                  if(load)
                      q=9'b101001101;
30
                  else
                      q=q-1;
                         begin
                             if(q==9'b1)
                                tc=1'b1;
35
                             else
                                tc=1'b0;
                         end
               end
        end
40
     endmodule
```

```
1
     +++++++++++++++++++
     Design Information
     Design:
                   simul2
5
     SpDE Version:
                   SpDE 8.2
     Report Generated: Thu Mar 30 09:37:32 2000
     CHIP Last Updated: Wed Oct 27 13:02:10 1999
                    p8x12b
     Part Type:
     Speed Grade:
                    2
10
     Operating Range:
                    Commercial
                   44 Pin PLCC
     Package Type:
     Design Check Sum: 637163
15
     Utilization Information
     96 (53.1%)
     Utilized cells (no buffers):
                                  51 of
                                          96 (53.1%)
                                  51 of
     Utilized cells (buffered):
                                           6 (0.0%)
                                   0 of
20
     Input only cells:
                                           2 (0.0%)
     Clock only cells:
                                   0 of
                                           32 (37.5%)
                                  12 of
    Bi directional cells:
                                          5824 (15.7%)
                                 912 of
    Routing resources:
                                         86164 (0.9%)
                                  806 of
    ViaLink resources:
25
     ++++++++++++++++
     | Timing Results |
     +++++++++++++++
30
    Summary:
    Longest Pad to Pad: 7.1 ns (select -- delay6u)
                                                          Clock to Out
35
                                 Frequency Setup Time
    Clock
    75 MHz / 13.3 ns 5.9 ns
                                                              N/A
    clock
                               76 MHz / 13.1 ns
    in_del_400hz
                                               9.2 ns
                                                            10.4 ns
                                                N/A
                                                             N/A
    in_tc_1hz
                                N/A
40
    Tools run on design simul2
    partdef
45
                 4.0
                3.0
    design
                       Mode=Quality Goal=Speed Level=2 IgnorePack=FALSE Utilizatio
    logic optimizer 8.0
                 8.0
                       Seed=42 Mode=Quality
    placer
                       Seed=42
    router
                 8.0
    delay modeler 8.0
                       Mode=Commercial Corner=Nominal SpeedGrade=2 LowPower=FALSE
50
    back annotation 8.0
    verifier 8.2
                       Strip=TRUE
    sequencer
                8.0
55
    ++++++++++++
     | Pin Table |
    ++++++++++++
                                                                Fixed
                                Net Name
                                                        PinType
60
    Y
       1 GND
       2 NU (GND)
       3 NU (GND)
       4 NU (GND)
       5 NU (GND)
65
       6 NU (GND)
       7 NU (GND)
       8 NU (GND)
                                  26
```

```
9 NU (GND)
70
         10 NU (Connect to Vcc or Gnd)
         11 NU (Connect to Vcc or Gnd)
         12 VCC
                                                                                 Y
         13 NU (Connect to Vcc or Gnd)
         14 NU (Connect to Vcc or Gnd)
         15 I_2
75
                                                                     INPUT
                                                                                 Υ
                                        in_tc_1hz
         16 I_17
                                        out[3]
                                                                                 Y
                                                                     OUTPUT
         17 I_14
                                        out[4]
                                                                     OUTPUT
                                                                                 Y
         18 NU (GND)
        19 I_3
                                        in_del_400hz
                                                                     INPUT
                                                                                 Y
80
         20 I_15
                                                                                 Y
                                        out[1]
                                                                     OUTPUT
         21 I_16
                                        out[2]
                                                                     OUTPUT
                                                                                 Y
         22 I_13
                                        out[0]
                                                                     OUTPUT
                                                                                 Y
         23 GND
                                                                                 Y
                                                                                 Y
         24 I_12
                                        pls2u_200hz
                                                                     OUTPUT
85
         25 I_5
                                                                                 Y
                                        clock
                                                                     INPUT
         26 I_4
                                        clear
                                                                     INPUT
                                                                                 Y
         27 NU (GND)
         28 NU (GND)
         29 NU (GND)
90
        30 I_22
                                        delay6u
                                                                     OUTPUT
                                                                                Y
        31 I 29
                                        select
                                                                     INPUT
                                                                                N
        32 NU (Connect to Vcc or Gnd)
        33 NU (Connect to Vcc or Gnd)
                                                                                Y
        34 VCC
95
        35 NU (Connect to Vcc or Gnd)
        36 NU (Connect to Vcc or Gnd)
        37 NU (GND)
        38 NU (GND)
        39 NU (GND)
100
        40 NU (GND)
        41 NU (GND)
        42 NU (GND)
        43 NU (GND)
        44 NU (GND)
105
     ++++++++++++++++
      | Fixed Flip Flops |
     ++++++++++++++++++
110
     None
     ++++++++++++++++
      Fixed RAM cells
115
     +++++++++++++++
     None
120
     Nets Removed by Technology Mapper
     Net N_31
     Net I_9.un6_q[0]
125
     Net I_11.un6_q[0]
     Net I_21.un6_q[0]
     Net I_21.tc10
     Net I_28.un6_q[0]
     Net I_28.tc10
     Net I_11.un6_q_i_1[2]
     Net I_9.un6_q_i_1[2]
     Net I_28.un6_q_i_1[6]
     Net I_28.un6_q_i_1[7]
     Net N_97
135
     Net N_99
     Net N_101
```



# APPENDIX B HP BASIC PROGRAM "RESISTOR.VAL"

```
29 Mar 2000
10:34:41
10
      ! PROGRAM "RESISTOR.VAL"
      ! 9-28-99 N.GREEN REV. 1-13-00
20
      ! THIS PROGRAM CALCULATES 15 RESISTOR VALUES TO PRODUCE 15 LINEAR GAIN STEPS
30
      ! TO GENERATE OUTPUT AMPLIFIER VOLTAGES FROM 18mV TO 1.8 VOLTS. SUPPLY
40
      ! VOLTAGE MEASURED AS 5.16 VOLTS
41
      ! Eo=OUTPUT VOLTAGE
43
      ! Ga=LINEAR VOLTAGE GAIN
44
      ! Db=dB VOLTAGE GAIN
45
      ! Ec=AMPLIFIER CONTROL VOLTAGE
46
      ! Re=SERIES RESISTOR
47
48
      1
     PRINTER IS 26
49
     PRINT TAB(15); "AGC TEST SET RESISTOR VALUES
                                                      "&DATE$(TIMEDATE)
50
     PRINT ""
51
     PRINT ""
52
     PRINT "OUTPUT VOLTAGE"; TAB(18); "CONTROL VOLTAGE"; TAB(35); "LINEAR GAIN";
53
     PRINT TAB(50); "DB GAIN"; TAB(64); "RESISTOR VALUE"
54
     PRINT ""
56
57
     FOR N=0 TO 14 STEP 1
     E_0=(1.8E-2)*1.3895^N
60
70
     Ga=Eo/1.8E-2
71
     Db=(LGT(Ga))*20
     Ec = ((Db-20)/40) + .5
72
73
     IF Ec>O THEN
75
     Re=(5.1E+3/Ec)-1.E+3
76
     ELSE
77
     Re=1.E+6
79
     END IF
80
     Ga=DROUND(Ga,4)
     Eo=DROUND(Eo, 4)
82
83
     Re=DROUND(Re, 4)
84
     Ec=DROUND(Ec, 4)
85
     Db=DROUND(Db,4)
86
     Re$=VAL$(Re)
87
     Ec$=VAL$(Ec)
88
     Ga$=VAL$(Ga)
89
     Db$=VAL$(Db)
90
     Eo$=VAL$(Eo)
     PRINT Eo$; TAB(18); Ec$; TAB(35); Ga$; TAB(50); Db$; TAB(64); Re$
91
93
     NEXT N
     PRINT CHR$(12)
94
95
     PRINTER IS 1
96
     END
```

#### AGC TEST SET RESISTOR VALUES 29 Mar 2000

OUTPUT VOLTAGE	CONTROL VOLTAGE	LINEAR GAIN	DB GAIN	RESISTOR VALUE
.018	0	1	0	1.E+6
.02501	.07143	1.39	2.857	70400
.03475	.1429	1.931	5.714	34700
.04829	.2143	2.683	8.572	22800
.0671	.2857	3.728	11.43	16850
.09323	.3571	5.18	14.29	13280
.1295	.4286	7.197	17.14	10900
.18	. 5	10	20	9200
.2501	.5714	13.9	22.86	7925
.3475	.6429	19.31	25.71	6933
.4829	.7143	26.83	28.57	6140
.671	.7857	37.28	31.43	5491
.9323	.8572	51.8	34.29	4950
1.295	.9286	71.97	37.14	4492
1.8	1	100	40	4100